About Me

I'm a Computer Science PhD student at Iowa State University working in the Laboratory for Temporal Logic under Kristin Yvonne Rozier.

My research interests primarily focus on formal methods. In particular, I'm interested in hardware verification and runtime verification of real-time embedded systems.

I have experience as a formal verification intern at Siemens EDA (formerly Mentor Graphics) and the SRI International Computer Science Laboratory.